ESPRIT '88: Putting the Technology to Use : Proceedings of the 5th Annual ESPRIT Conference, Brussels, November 14-17, 1988, Part 1North-Holland, 1988 - 1759 pages Part1. Advanced microelectronics. VLSI technologies - comparisons and prospects. Software technology. Advanced information processing. Part2. Office systems.Computer integrated manufacturing. Information exchange system. |
From inside the book
Results 1-3 of 10
Page 204
Obviously the block of logic must have <20 inputs to meet the limitation on the
number of vectors that can be applied and they must all be connected to a single
LFSR that must be of length K20 bits so that it can be run through its full
sequence.
Obviously the block of logic must have <20 inputs to meet the limitation on the
number of vectors that can be applied and they must all be connected to a single
LFSR that must be of length K20 bits so that it can be run through its full
sequence.
Page 205
Consider two LFSRs of length A bits and B bits, each of which is configured to
wgrk as a maximal length sequence generator. ... The next step is to determine
which pairs of LFSR lengths will give coprime sequence lengths. It can be shown
...
Consider two LFSRs of length A bits and B bits, each of which is configured to
wgrk as a maximal length sequence generator. ... The next step is to determine
which pairs of LFSR lengths will give coprime sequence lengths. It can be shown
...
Page 212
+ The write enable signal is connected to an LFSR with no upper length limit. The
read address, if separate from the write address is fed from a single LFSR with no
upper limit on its length. The write address, write enable, and data LFSRs ...
+ The write enable signal is connected to an LFSR with no upper length limit. The
read address, if separate from the write address is fed from a single LFSR with no
upper limit on its length. The write address, write enable, and data LFSRs ...
What people are saying - Write a review
We haven't found any reviews in the usual places.
Contents
A Technology Transfer from Research to Development Project | 3 |
BitRate Reduction of High Quality Audio Signals Using FloatingPoint | 13 |
Materials and Devices Toward ThreeDimensional Integration Project 245 | 22 |
Copyright | |
55 other sections not shown
Other editions - View all
Common terms and phrases
achieved active algorithm allows analysis application approach architecture basic block called cell chip circuit CMOS combination communication complex components concepts connected considered consists constraints contains defined definition demonstrator described devices direction distributed efficient environment error ESPRIT etch evaluation example execution Figure function gate given goal implementation important input integrated interface interpreter knowledge language layer logic machine material means measurements memory metal method module node objects obtained operator output parallel pattern PCTE performance phase possible presented problem processor prototype reference representation represented requirements rules selected sequence shown shows signal simulation single specification step structure task techniques theory transistor verification wafer