ESPRIT '88: Putting the Technology to Use : Proceedings of the 5th Annual ESPRIT Conference, Brussels, November 14-17, 1988, Part 1North-Holland, 1988 - 1759 pages Part1. Advanced microelectronics. VLSI technologies - comparisons and prospects. Software technology. Advanced information processing. Part2. Office systems.Computer integrated manufacturing. Information exchange system. |
From inside the book
Results 1-3 of 78
Page 292
... possible time point at which node n changes from 0 to 1 D ( n ) : latest possible time point at which node n changes from 1 to 0 The settling times of internal nodes in the circuit are determined by the settling times of the primary ...
... possible time point at which node n changes from 0 to 1 D ( n ) : latest possible time point at which node n changes from 1 to 0 The settling times of internal nodes in the circuit are determined by the settling times of the primary ...
Page 300
... possible that , according to the rule base for subcircuit partitioning , the D - flipflop is split into four subcircuits as indicated with dashed lines ( it is not possible to further partition the cross - coupled NAND gates as this ...
... possible that , according to the rule base for subcircuit partitioning , the D - flipflop is split into four subcircuits as indicated with dashed lines ( it is not possible to further partition the cross - coupled NAND gates as this ...
Page 703
... possible explanations for the action i.e. all possibilities for the action to start a new plan or continue and existing plan . If there are no possible explanations for the action either an interpretation error or a user error has ...
... possible explanations for the action i.e. all possibilities for the action to start a new plan or continue and existing plan . If there are no possible explanations for the action either an interpretation error or a user error has ...
Contents
A Technology Transfer from Research to Development Project | 3 |
BitRate Reduction of High Quality Audio Signals Using FloatingPoint | 13 |
Materials and Devices Toward ThreeDimensional Integration Project 245 | 22 |
Copyright | |
56 other sections not shown
Common terms and phrases
abstract algorithm allows analysis Aphrodite application approach architecture array basic behaviour BICMOS cell chip circuit CMOS communication complex components Computer concepts constraints database debugging defined demonstrator described devices distributed domain dynamic efficient environment error Esprit Project etching evaluation example execution expert systems Figure function GaAs gate GEODE global goal graphical IEEE implementation inference engine input integrated integrated circuits interaction interpreter kernel knowledge base knowledge representation layer LFSR logic programming machine mechanism memory MESFET method methodology module node object-oriented objects operations optimization output parallel parameters partial evaluation PCTE performance phase possible predicates problem Proc procedure processor Prolog Prolog III prototype query relations representation requirements rule semantic sequence signal simulation specific structure subcircuit SUPERNODE task techniques transistor transputer tuple UNIX VLSI wafer