ESPRIT '88: Putting the Technology to Use : Proceedings of the 5th Annual ESPRIT Conference, Brussels, November 14-17, 1988, Part 1North-Holland, 1988 - 1759 pages Part1. Advanced microelectronics. VLSI technologies - comparisons and prospects. Software technology. Advanced information processing. Part2. Office systems.Computer integrated manufacturing. Information exchange system. |
From inside the book
Results 1-3 of 67
Page 7
... Task The goal of the assembly or layout task is to construct a layout starting from a SFG , consisting of a predefined set of operators , taking layout and performance requirements into account . During this process the following ...
... Task The goal of the assembly or layout task is to construct a layout starting from a SFG , consisting of a predefined set of operators , taking layout and performance requirements into account . During this process the following ...
Page 110
... Task 3 Task 2 EBEAM DSW Task 5 Task 4 Task8 Task6 Task 7 Task 1 ISOL . INTRIN METAL GATE CONT . CONTACT RELIAB . DEFIN / DEMO IMEC BT CNET CNET SGS BULL BT CNET BULL MHS MHSIMEC SGS SGS UCL BT SGS SGS BULL BT MHS & CNET BT IMEC MHS MHS ...
... Task 3 Task 2 EBEAM DSW Task 5 Task 4 Task8 Task6 Task 7 Task 1 ISOL . INTRIN METAL GATE CONT . CONTACT RELIAB . DEFIN / DEMO IMEC BT CNET CNET SGS BULL BT CNET BULL MHS MHSIMEC SGS SGS UCL BT SGS SGS BULL BT MHS & CNET BT IMEC MHS MHS ...
Page 111
... Task 3 Task 2 EBEAM DSW Task 5 ISOL . Task 4 Task 8 METAL INTRIN GATE CONT . Task 6 Task 7 CONTACT RELIAB . Task 1 DEFIN / DEMO IMEC BT CNET SGS CNET BT CNET BULL MHS MHSIMEC SGS SGS UCL BT SGS SGS BULL BT MHS & CNET BT IMEC MHS MHS ...
... Task 3 Task 2 EBEAM DSW Task 5 ISOL . Task 4 Task 8 METAL INTRIN GATE CONT . Task 6 Task 7 CONTACT RELIAB . Task 1 DEFIN / DEMO IMEC BT CNET SGS CNET BT CNET BULL MHS MHSIMEC SGS SGS UCL BT SGS SGS BULL BT MHS & CNET BT IMEC MHS MHS ...
Contents
A Technology Transfer from Research to Development Project | 3 |
BitRate Reduction of High Quality Audio Signals Using FloatingPoint | 13 |
Materials and Devices Toward ThreeDimensional Integration Project 245 | 22 |
Copyright | |
56 other sections not shown
Common terms and phrases
abstract algorithm allows analysis Aphrodite application approach architecture array basic behaviour BICMOS cell chip circuit CMOS communication complex components Computer concepts constraints database debugging defined demonstrator described devices distributed domain dynamic efficient environment error Esprit Project etching evaluation example execution expert systems Figure function GaAs gate GEODE global goal graphical IEEE implementation inference engine input integrated integrated circuits interaction interpreter kernel knowledge base knowledge representation layer LFSR logic programming machine mechanism memory MESFET method methodology module node object-oriented objects operations optimization output parallel parameters partial evaluation PCTE performance phase possible predicates problem Proc procedure processor Prolog Prolog III prototype query relations representation requirements rule semantic sequence signal simulation specific structure subcircuit SUPERNODE task techniques transistor transputer tuple UNIX VLSI wafer